Instrukcja obsล‚ugi Texas Instruments SN74ALS259N

Texas Instruments Niesklasyfikowane SN74ALS259N

Przeczytaj poniลผej ๐Ÿ“– instrukcjฤ™ obsล‚ugi w jฤ™zyku polskim dla Texas Instruments SN74ALS259N (16 stron) w kategorii Niesklasyfikowane. Ta instrukcja byล‚a pomocna dla 11 osรณb i zostaล‚a oceniona przez 6 uลผytkownikรณw na ล›rednio 4.9 gwiazdek

Pobierz PDF
Strona 1/16
๎˜๎˜‚๎˜ƒ๎˜„๎˜…๎˜†๎˜๎˜‡๎˜ƒ๎˜ˆ๎˜‰๎˜Š๎˜๎˜‚๎˜‹๎˜„๎˜…๎˜†๎˜๎˜‡๎˜ƒ๎˜ˆ
๎˜Œ๎˜๎˜Ž๎˜๎˜๎˜Š๎˜…๎˜‘๎˜‘๎˜’๎˜“๎˜๎˜๎˜…๎˜Ž๎˜†๎˜“๎˜Š๎˜†๎˜…๎˜๎˜”๎˜•๎˜“๎˜
๎˜–
SDAS217A โˆ’ DECEMBER 1982 โˆ’ REVISED DECEMBER 1994
Copyright ๏ฃฉ 1994, Texas Instruments Incorporated
1
POST OFFICE BOX 655303 โ€ข DALLAS, TEXAS 75265
POST OFFICE BOX 1443 โ€ข HOUSTON, TEXAS 77251โˆ’1443
โ€ข8-Bit Parallel-Out Storage Register
Performs Serial-to-Parallel Conversion With
Storage
โ€ขAsynchronous Parallel Clear
โ€ขActive-High Decoder
โ€ขEnable/Disable Input Simplifies Expansion
โ€ขExpandable for n-Bit Applications
โ€ขFour Distinct Functional Modes
โ€ขPackage Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
These 8-bit addressable latches are designed for
general-purpose storage applications in digital
systems. Specific uses include working registers,
serial-holding registers, and active-high decoders
or demultiplexers. They are multifunctional
devices capable of storing single-line data in eight
addressable latches and being a 1-of-8 decoder or
demultiplexer with active-high outputs.
Four distinct modes of operation are selectable by
controlling the clear (CLR) and enable (G) inputs
as shown in the function table. In the
addressable-latch mode, data at the data-in
terminal is written into the addressed latch. The
addressed latch follows the data input with all unaddressed latches remaining in their previous states. In the
memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To
eliminate the possibility of entering erroneous data in the latches, G should be held high (inactive) while the
address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the
level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address
and data inputs.
The SN54ALS259 is characterized for operation over the full military temperature range of โˆ’55ยฐC to 125ยฐC. The
SN74ALS259 is characterized for operation from 0ยฐC to 70ยฐC.
Function Tables
FUNCTION
INPUTS OUTPUT OF
ADDRESSED
EACH
OTHER
FUNCTION
CLR G
ADDRESSED
LATCH
OTHER
OUTPUT
FUNCTION
H L D QiO Addressable latch
H H QiO QiO Memory
L LL D 8-line demultiplexer
L H L L Clear
D = the level at the data input.
QiO = the level of Q
i (i = Q, 1, . . . 7 as appropriate) before the indicated
steady-state input conditions were established.
SN54ALS259 . . . J PACKAGE
SN74ALS259 . . . D OR N PACKAGE
(TOP VIEW)
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
G
D
NC
Q7
Q6
S2
Q0
NC
Q1
Q2
SN54ALS259 . . . FK PACKAGE
(TOP VIEW)
S1
S0
NC
Q4
Q5 CLR
Q3
GND
NC
NC โˆ’ No internal connection
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
S0
S1
S2
Q0
Q1
Q2
Q3
GND
VCC
CLR
G
D
Q7
Q6
Q5
Q4
๎˜—๎˜’๎˜˜๎˜‘๎˜™๎˜”๎˜๎˜๎˜˜๎˜‚ ๎˜‘๎˜…๎˜๎˜… ๎˜š๎˜›๎˜œ๎˜๎˜ž๎˜Ÿ!"๎˜š๎˜๎˜› ๎˜š# $%๎˜ž๎˜ž&๎˜›" !# ๎˜๎˜œ '%()๎˜š$!"๎˜š๎˜๎˜› *!"&+
๎˜—๎˜ž๎˜*%$"# $๎˜๎˜›๎˜œ๎˜๎˜ž๎˜Ÿ "๎˜ #'&$๎˜š๎˜œ๎˜š$!"๎˜š๎˜๎˜›# '&๎˜ž ",& "&๎˜ž๎˜Ÿ# ๎˜๎˜œ ๎˜&-!# ๎˜๎˜›#"๎˜ž%๎˜Ÿ&๎˜›"#
#"!๎˜›*!๎˜ž* .!๎˜ž๎˜ž!๎˜›"/+ ๎˜—๎˜ž๎˜*%$"๎˜š๎˜๎˜› '๎˜ž๎˜$&##๎˜š๎˜›0 *๎˜&# ๎˜›๎˜" ๎˜›&$&##!๎˜ž๎˜š)/ ๎˜š๎˜›$)%*&
"&#"๎˜š๎˜›0 ๎˜๎˜œ !)) '!๎˜ž!๎˜Ÿ&"&๎˜ž#+
๎˜๎˜‚๎˜ƒ๎˜„๎˜…๎˜†๎˜๎˜‡๎˜ƒ๎˜ˆ๎˜‰๎˜Š๎˜๎˜‚๎˜‹๎˜„๎˜…๎˜†๎˜๎˜‡๎˜ƒ๎˜ˆ
๎˜Œ๎˜๎˜Ž๎˜๎˜๎˜Š๎˜…๎˜‘๎˜‘๎˜’๎˜“๎˜๎˜๎˜…๎˜Ž๎˜†๎˜“๎˜Š๎˜†๎˜…๎˜๎˜”๎˜•๎˜“๎˜
๎˜–
SDAS217A โˆ’ DECEMBER 1982 โˆ’ REVISED DECEMBER 1994
2POST OFFICE BOX 655303 โ€ข DALLAS, TEXAS 75265
POST OFFICE BOX 1443
โ€ข HOUSTON, TEXAS 77251โˆ’1443
Function Tables (Continued)
LATCH SELECTION
SELECT INPUTS
LATCH
S2 S1 S0
LATCH
ADDRESSED
L L L 0
L L H 1
L H L 2
L H H 3
H L L 4
H L H 5
H H L 6
H H H 7
logic symbolโ€ 
8M 0
7
0
1
S0
2
S1
2
3
S2
G8
14
Z10
15
Z9
13
D
9, 0D Q0
4
G
CLR
10, 0R
9, 1D Q1
5
10, 1R
9, 2D Q2
6
10, 2R
9, 3D Q3
7
10, 3R
9, 4D Q4
9
10, 4R
9, 5D Q5
10
10, 5R
9, 6D Q6
11
10, 6R
9, 7D Q7
12
10, 7R
โ€ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
๎˜๎˜‚๎˜ƒ๎˜„๎˜…๎˜†๎˜๎˜‡๎˜ƒ๎˜ˆ๎˜‰๎˜Š๎˜๎˜‚๎˜‹๎˜„๎˜…๎˜†๎˜๎˜‡๎˜ƒ๎˜ˆ
๎˜Œ๎˜๎˜Ž๎˜๎˜๎˜Š๎˜…๎˜‘๎˜‘๎˜’๎˜“๎˜๎˜๎˜…๎˜Ž๎˜†๎˜“๎˜Š๎˜†๎˜…๎˜๎˜”๎˜•๎˜“๎˜
๎˜–
SDAS217A โˆ’ DECEMBER 1982 โˆ’ REVISED DECEMBER 1994
3
POST OFFICE BOX 655303 โ€ข DALLAS, TEXAS 75265
POST OFFICE BOX 1443 โ€ข HOUSTON, TEXAS 77251โˆ’1443
logic diagram (positive logic)
14
13
1
2
3
15
12
11
10
9
7
6
5
4
G
D
S0
S1
S2
CLR
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
Pin numbers shown are for the D, J, and N packages.

Specyfikacje produktu

Marka: Texas Instruments
Kategoria: Niesklasyfikowane
Model: SN74ALS259N

Potrzebujesz pomocy?

Jeล›li potrzebujesz pomocy z Texas Instruments SN74ALS259N, zadaj pytanie poniลผej, a inni uลผytkownicy Ci odpowiedzฤ…


Instrukcje Niesklasyfikowane Texas Instruments

Texas Instruments

Texas Instruments SN74CBT16244DL Instrukcja

15 Paลบdziernika 2024
Texas Instruments

Texas Instruments SN74CBTD1G384DBVR Instrukcja

6 Paลบdziernika 2024
Texas Instruments

Texas Instruments SN74HCT273N Instrukcja

3 Paลบdziernika 2024
Texas Instruments

Texas Instruments SN74CBT16211ADLR Instrukcja

28 Wrzeล›nia 2024
Texas Instruments

Texas Instruments SN74LVC07ADR Instrukcja

22 Wrzeล›nia 2024
Texas Instruments

Texas Instruments LM8261M5X/NOPB Instrukcja

18 Wrzeล›nia 2024
Texas Instruments

Texas Instruments PocketMate 120 Instrukcja

17 Wrzeล›nia 2024
Texas Instruments

Texas Instruments SN74LV125APWR Instrukcja

16 Wrzeล›nia 2024
Texas Instruments

Texas Instruments SN74LV166ADR Instrukcja

13 Wrzeล›nia 2024
Texas Instruments

Texas Instruments NE5534P Instrukcja

13 Wrzeล›nia 2024

Instrukcje Niesklasyfikowane

Najnowsze instrukcje dla Niesklasyfikowane

SmallRig

SmallRig VB99 SE Instrukcja

29 Stycznia 2025
Rock N Roller

Rock N Roller R14G Instrukcja

29 Stycznia 2025
Rock N Roller

Rock N Roller R6RT Instrukcja

29 Stycznia 2025
QSC

QSC TSC-8 Instrukcja

29 Stycznia 2025
XTRARM

XTRARM XTR-FS5130 Instrukcja

29 Stycznia 2025
Sunding

Sunding SD-581G Instrukcja

29 Stycznia 2025
XTRARM

XTRARM XTR-FS5070 Instrukcja

29 Stycznia 2025
XTRARM

XTRARM XTR-FS2010 Instrukcja

29 Stycznia 2025
Shimbol

Shimbol Memory I PRO Instrukcja

29 Stycznia 2025
OSEE

OSEE TX402 Instrukcja

29 Stycznia 2025