Instrukcja obsล‚ugi Texas Instruments SN74LV166ADR

Texas Instruments Niesklasyfikowane SN74LV166ADR

Przeczytaj poniลผej ๐Ÿ“– instrukcjฤ™ obsล‚ugi w jฤ™zyku polskim dla Texas Instruments SN74LV166ADR (27 stron) w kategorii Niesklasyfikowane. Ta instrukcja byล‚a pomocna dla 22 osรณb i zostaล‚a oceniona przez 11.5 uลผytkownikรณw na ล›rednio 4.8 gwiazdek

Pobierz PDF
Strona 1/27
๎˜๎˜‚๎˜ƒ๎˜„๎˜…๎˜†๎˜‡๎˜ˆ๎˜ˆ๎˜‰๎˜Š ๎˜๎˜‚๎˜‹๎˜„๎˜…๎˜†๎˜‡๎˜ˆ๎˜ˆ๎˜‰
๎˜Œ๎˜๎˜Ž๎˜๎˜ ๎˜‘๎˜‰๎˜’๎˜‰๎˜…๎˜…๎˜“๎˜…๎˜๎˜…๎˜”๎˜‰๎˜• ๎˜๎˜–๎˜๎˜—๎˜ ๎˜’๎˜“๎˜˜๎˜๎˜๎˜๎˜“๎˜’๎˜
SCLS456C โˆ’ FEBRUARY 2001 โˆ’ REVISED APRIL 2005
1
POST OFFICE BOX 655303 โ€ข DALLAS, TEXAS 75265
D2-V to 5.5-V VCC Operation
DMax tpd of 10.5 ns at 5 V
DTypical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25ยฐC
DTypical VOHV (Output VOH Undershoot)
>2.3 V at VCC = 3.3 V, TA = 25ยฐC
DIoff Supports Partial-Power-Down-Mode
Operation
DSynchronous Load
DDirect Overriding Clear
DParallel-to-Serial Conversion
DLatch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
DESD Protection Exceeds JESD 22
โˆ’ 2000-V Human-Body Model (A114-A)
โˆ’ 200-V Machine Model (A115-A)
โˆ’ 1000-V Charged-Device Model (C101)
SN54LV166A . . . J OR W PACKAGE
SN74LV166A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
SN54LV166A . . . FK PACKAGE
(TOP VIEW)
NC โˆ’ No internal connection
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SER
A
B
C
D
CLK INH
CLK
GND
VCC
SH/LD
H
QH
G
F
E
CLR
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
H
QH
NC
G
F
B
C
NC
D
CLK INH
A
SER
NC
CLR
E
V
SH/LD
CLK
GND
NC
CC
description/ordering information
The โ€™LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V VCC operation.
ORDERING INFORMATION
TAPACKAGEโ€ ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC D
Tube of 40 SN74LV166AD
LV166A
SOIC โˆ’ D Reel of 2500 SN74LV166ADR LV166A
SOP โˆ’ NS Reel of 2000 SN74LV166ANSR 74LV166A
40ยฐ ยฐC to 85 C
SSOP โˆ’ DB Reel of 2000 SN74LV166ADBR LV166A
โˆ’40ยฐ ยฐC to 85 C Tube of 90 SN74LV166APW
TSSOP โˆ’ PW Reel of 2000 SN74LV166APWR LV166A
TSSOP PW
Reel of 250 SN74LV166APWT
LV166A
TVSOP โˆ’ DGV Reel of 2000 SN74LV166ADGVR LV166A
CDIP โˆ’ J Tube of 25 SNJ54LV166AJ SNJ54LV166AJ
โˆ’55ยฐ ยฐC to 125 C CFP โˆ’ W Tube of 150 SNJ54LV166AW SNJ54LV166AW
LCCC โˆ’ FK Tube of 55 SNJ54LV166AFK SNJ54LV166AFK
โ€ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright ๏ฃฉ 2005, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
๎˜™๎˜‚๎˜…๎˜“๎˜๎˜ ๎˜”๎˜๎˜–๎˜“๎˜’๎˜š๎˜๎˜๎˜“ ๎˜‚๎˜”๎˜๎˜“๎˜• ๎˜›๎˜œ๎˜๎˜ž ๎˜Ÿ!"#$%&๎˜› "!&๎˜›'๎˜&๎˜ž ๎˜‘๎˜’๎˜”๎˜•๎˜™(๎˜๎˜๎˜”๎˜‚
๎˜•๎˜‰๎˜๎˜‰ ๎˜&)!*$'๎˜›๎˜!& "#**%&๎˜› '๎˜ž !) +#,-๎˜"'๎˜›๎˜!& ๎˜Ÿ'๎˜›%. ๎˜‘*!๎˜Ÿ#"๎˜›๎˜ž "!&)!*$ ๎˜›!
๎˜ž+%"๎˜)๎˜"'๎˜›๎˜!&๎˜ž +%* ๎˜›๎˜œ% ๎˜›%*$๎˜ž !) ๎˜%/'๎˜ž ๎˜&๎˜ž๎˜›*#$%&๎˜›๎˜ž ๎˜ž๎˜›'&๎˜Ÿ'*๎˜Ÿ 0'**'&๎˜›1.
๎˜‘*!๎˜Ÿ#"๎˜›๎˜!& +*!"%๎˜ž๎˜ž๎˜&2 ๎˜Ÿ!%๎˜ž &!๎˜› &%"%๎˜ž๎˜ž'*๎˜-1 ๎˜&"-#๎˜Ÿ% ๎˜›%๎˜ž๎˜›๎˜&2 !) '--
+'*'$%๎˜›%*๎˜ž.
๎˜๎˜‚๎˜ƒ๎˜„๎˜…๎˜†๎˜‡๎˜ˆ๎˜ˆ๎˜‰๎˜Š ๎˜๎˜‚๎˜‹๎˜„๎˜…๎˜†๎˜‡๎˜ˆ๎˜ˆ๎˜‰
๎˜Œ๎˜๎˜Ž๎˜๎˜ ๎˜‘๎˜‰๎˜’๎˜‰๎˜…๎˜…๎˜“๎˜…๎˜๎˜…๎˜”๎˜‰๎˜• ๎˜๎˜–๎˜๎˜—๎˜ ๎˜’๎˜“๎˜˜๎˜๎˜๎˜๎˜“๎˜’๎˜
SCLS456C โˆ’ FEBRUARY 2001 โˆ’ REVISED APRIL 2005
2POST OFFICE BOX 655303 โ€ข DALLAS, TEXAS 75265
description/ordering information (continued)
The โ€™LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an
overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input.
When high, SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each
clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs
on the next clock pulse. During parallel loading, serial data ๎‹‰ow is inhibited. Clocking is accomplished on the
low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a
clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low
enables the other clock input. This allows the system clock to be free running, and the register can be stopped
on command with the other clock input. CLK INH should be changed to the high level only when CLK is high.
CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.
These devices are fully speci๎‹ˆed for partial-power-down applications using Ioff. The Ioff circuitry disables the
outputs, preventing damaging current backflow through the devices when they are powered down.
FUNCTION TABLE
INPUTS
OUTPUTS
INPUTS
INTERNAL
CLR SH/LD CLK INH CLK SER PARALLEL
A . . . H Q
AQB
QH
L X X X X X L L L
H X L L X X QA0 QB0 QH0
H L L โ†‘X a . . . h a b h
H H L โ†‘H X H Q
An QGn
H H L โ†‘L X L Q
An QGn
H X H X X Qโ†‘A0 QB0 QH0
๎˜๎˜‚๎˜ƒ๎˜„๎˜…๎˜†๎˜‡๎˜ˆ๎˜ˆ๎˜‰๎˜Š ๎˜๎˜‚๎˜‹๎˜„๎˜…๎˜†๎˜‡๎˜ˆ๎˜ˆ๎˜‰
๎˜Œ๎˜๎˜Ž๎˜๎˜ ๎˜‘๎˜‰๎˜’๎˜‰๎˜…๎˜…๎˜“๎˜…๎˜๎˜…๎˜”๎˜‰๎˜• ๎˜๎˜–๎˜๎˜—๎˜ ๎˜’๎˜“๎˜˜๎˜๎˜๎˜๎˜“๎˜’๎˜
SCLS456C โˆ’ FEBRUARY 2001 โˆ’ REVISED APRIL 2005
3
POST OFFICE BOX 655303 โ€ข DALLAS, TEXAS 75265
logic diagram (positive logic)
1D
C1
15
9
7
6
13
SH/LD
CLR
CLK
CLK INH
QH
2 3 4 5 10 11 12 14
SER
A B C D E F G H
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1D
C1
R
1
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
typical clear, shift, load, inhibit, and shift sequence
Clear Load
Inhibit
H
H
H
H
H
H H H H H
LLL
L
L
L
CLK
CLK INH
SER
A
B
C
D
E
F
G
H
SH/LD
CLR
QH
Parallel
Inputs
Serial Shift Serial Shift

Specyfikacje produktu

Marka: Texas Instruments
Kategoria: Niesklasyfikowane
Model: SN74LV166ADR

Potrzebujesz pomocy?

Jeล›li potrzebujesz pomocy z Texas Instruments SN74LV166ADR, zadaj pytanie poniลผej, a inni uลผytkownicy Ci odpowiedzฤ…


Instrukcje Niesklasyfikowane Texas Instruments

Texas Instruments

Texas Instruments SN74CBT16244DL Instrukcja

15 Paลบdziernika 2024
Texas Instruments

Texas Instruments SN74CBTD1G384DBVR Instrukcja

6 Paลบdziernika 2024
Texas Instruments

Texas Instruments SN74HCT273N Instrukcja

3 Paลบdziernika 2024
Texas Instruments

Texas Instruments SN74CBT16211ADLR Instrukcja

28 Wrzeล›nia 2024
Texas Instruments

Texas Instruments SN74LVC07ADR Instrukcja

22 Wrzeล›nia 2024
Texas Instruments

Texas Instruments LM8261M5X/NOPB Instrukcja

18 Wrzeล›nia 2024
Texas Instruments

Texas Instruments PocketMate 120 Instrukcja

17 Wrzeล›nia 2024
Texas Instruments

Texas Instruments SN74LV125APWR Instrukcja

16 Wrzeล›nia 2024
Texas Instruments

Texas Instruments SN74LV166ADR Instrukcja

13 Wrzeล›nia 2024
Texas Instruments

Texas Instruments NE5534P Instrukcja

13 Wrzeล›nia 2024

Instrukcje Niesklasyfikowane

Najnowsze instrukcje dla Niesklasyfikowane

SmallRig

SmallRig VB99 SE Instrukcja

29 Stycznia 2025
Rock N Roller

Rock N Roller R14G Instrukcja

29 Stycznia 2025
Rock N Roller

Rock N Roller R6RT Instrukcja

29 Stycznia 2025
QSC

QSC TSC-8 Instrukcja

29 Stycznia 2025
XTRARM

XTRARM XTR-FS5130 Instrukcja

29 Stycznia 2025
Sunding

Sunding SD-581G Instrukcja

29 Stycznia 2025
XTRARM

XTRARM XTR-FS5070 Instrukcja

29 Stycznia 2025
XTRARM

XTRARM XTR-FS2010 Instrukcja

29 Stycznia 2025
Shimbol

Shimbol Memory I PRO Instrukcja

29 Stycznia 2025
OSEE

OSEE TX402 Instrukcja

29 Stycznia 2025