Instrukcja obsługi Texas Instruments SN74LVTH16541DL

Przeczytaj poniżej 📖 instrukcję obsługi w języku polskim dla Texas Instruments SN74LVTH16541DL (18 stron) w kategorii Niesklasyfikowane. Ta instrukcja była pomocna dla 26 osób i została oceniona przez 3 użytkowników na średnio 4.0 gwiazdek

www.ti.com

FEATURES

SN54LVTH16541. . . WD PACKAGE

SN74LVTH16541. . . DGG OR DL PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

1OE1

1Y1

1Y2

GND

1Y3

1Y4

VCC

1Y5

1Y6

GND

1Y7

1Y8

2Y1

2Y2

GND

2Y3

2Y4

VCC

2Y5

2Y6

GND

2Y7

2Y8

2OE1

1OE2

1A1

1A2

GND

1A3

1A4

VCC

1A5

1A6

GND

1A7

1A8

2A1

2A2

GND

2A3

2A4

VCC

2A5

2A6

GND

2A7

2A8

2OE2

DESCRIPTION/ORDERING INFORMATION

SN54LVTH16541

3.3-VABT 16-BIT

WITH 3-STATE

SCBS691E– MAY1997–

•Membersof theTexasInstrumentsWidebus™

Family

•State-of-the-ArtAdvanced BiCMOS

Technology(ABT)Designfor 3.3-VOperation

and LowStatic-PowerDissipation

•SupportMixed-ModeSignal Operation

(5-VInputand OutputVoltagesWith

3.3-V V

CC)

•SupportUnregulatedBattery Operation

to 2.7V

•Typical V

OLP (OutputGroundBounce)<0.8 V

at V

CC = 3.3V,T

A= 25C°

•I

o and Power-Up3-StateSupportHot

Insertion

•BusHoldon DataInputsEliminatestheN

for ExternalPullup/PulldownResistors

•Distributed V

CC andGNDPin Conguration

MinimizesHigh-SpeedSwitching Noise

•Flow-ThroughArchitectureOptimizes P

Layout

•Latch-UpPerformanceExceeds500 mA

JESD 17

•ESDProtectionExceeds2000V Per

MIL-STD-883,Method3015; Exceeds200

UsingMachineModel(C= 200pF,R= 0)

•PackageOptionsIncludePlastic Shrink

Small-Outline(DL)and ThinShrink

Small-Outline(DGG)Packagesand 380-mil

Fine-PitchCeramicFlat (WD)PackageUsin

25-mil Center-to-CenterSpacings

These16-bitbuers/driversare designedspe

CC operation, but

capabilitytoprovidea TTLinterfacetoa 5-Vsy

Thesedevicesare noninverting16-bitbuers

signals.Foreither8-bitbuersection,the two

belowforthecorrespondingY outputstobea

buersectionarein thehigh-impedancestate.

When V

CC isbetween0 and1.5V,thedevicesarein

However,to ensurethehigh-impedancestate

CC througha pullup

theminimumvalueoftheresistoris determined

Activebus-holdcircuitryis providedtoholdunu

Thesedevicesarefullyspeciedfor hot-insertion

o and power-up3-state.

o circuitry

disablesthe outputs,preventingdamagingcu

Thepower-up3-statecircuitryplacesthe outputs

whichpreventsdriver conict.

Pleasebe awarethatanimportantnoticeconcerning

Instrumentssemiconductorproductsand disclaimers

Widebusisa trademarkofTexasInstruments.

PRODUCTIONDATAinformationis currentasofpublicationdate.

Copyright© 1997–2006,Tex

Productsconformtospecicationsperthe termsofthe Texas

Instrumentsstandardwarranty.Productionprocessingdoes not

necessarilyincludetestingof allparameters.

Specyfikacje produktu